



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/527,502	03/10/2005	Shinichi Handa	920_021	9949
25191	7590	01/18/2007	EXAMINER	
Burr & Brown PO BOX 7068 SYRACUSE, NY 13261-7068			WON, BUMSUK	
			ART UNIT	PAPER NUMBER
			2879	
SHORTENED STATUTORY PERIOD OF RESPONSE	MAIL DATE	DELIVERY MODE		
3 MONTHS	01/18/2007	PAPER		

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

<b>Office Action Summary</b>	<b>Application No.</b>	<b>Applicant(s)</b>	
	10/527,502	HANDA ET AL.	
	<b>Examiner</b>	<b>Art Unit</b>	
	Bumsuk Won	2879	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

#### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

1) Responsive to communication(s) filed on 10 March 2005.  
 2a) This action is FINAL.                    2b) This action is non-final.  
 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

4) Claim(s) 1-21 is/are pending in the application.  
 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.  
 5) Claim(s) \_\_\_\_\_ is/are allowed.  
 6) Claim(s) 1-21 is/are rejected.  
 7) Claim(s) \_\_\_\_\_ is/are objected to.  
 8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

9) The specification is objected to by the Examiner.  
 10) The drawing(s) filed on \_\_\_\_\_ is/are: a) accepted or b) objected to by the Examiner.  
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).  
 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  
 a) All    b) Some \* c) None of:  
 1. Certified copies of the priority documents have been received.  
 2. Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.  
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

1) <input checked="" type="checkbox"/> Notice of References Cited (PTO-892)	4) <input type="checkbox"/> Interview Summary (PTO-413)
2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail Date. _____
3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)	5) <input type="checkbox"/> Notice of Informal Patent Application
Paper No(s)/Mail Date <u>03/05, 11/06</u> .	6) <input type="checkbox"/> Other: _____

## **DETAILED ACTION**

### ***Specification***

The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed. The following title is suggested: EL display device having sealant layer.

### ***Claim Objections***

Claims 1-21 are objected to because of the following informalities:

Regarding the independent claims 1, 6, 12, and 17, “the EL part-free part” should be “an EL part-free part”. Appropriate correction is required. Claims 2-5, 7-11, 13-16, and 18-21 are objected to due to claim dependency.

Regarding claims 15 and 20, “said design layer” should be “a design layer”. Appropriate correction is required.

### ***Claim Rejections - 35 USC § 102***

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

**Claims 1, 4-6, 9-15, and 17-20 are rejected under 35 U.S.C. 102(b) as being anticipated by Yasunori (JP 2002-221911) which is a prior art in the IDS.**

**Regarding claim 1,** Yasunori discloses an EL element (figures 1 and 2) comprising: a first film substrate (1), an EL part (2), and a sealant layer (9), the EL part comprising a first electrode (3), an EL layer (4, 5, 6), and a second electrode (3), and being provided on a part (1a)

of a surface of the first film substrate; the sealant layer (9) being provided to cover the EL part and to cover an EL part-free part (1 except 1a) of the surface of the first film substrate in such a manner that the sealant layer covering the EL part is contiguous with the sealant layer covering the EL part-free part of the surface of the first film substrate (figures 1 and 2).

**Regarding claim 4**, Yasunori discloses the first film substrate is transparent (paragraph 34).

**Regarding claim 5**, Yasunori discloses an insulating layer pattern (8) between the EL layer (4, 5, 6) and the second electrode (3).

**Regarding claim 6**, Yasunori discloses an EL element (figures 1 and 2) comprising: a first film substrate (1), an EL part (2), and a sealant layer (9, 13), the EL part comprising a first electrode (3), an EL layer (4, 5, 6), and a second electrode (3), and being provided on a part (1a) of a surface of the first film substrate; the sealant layer (9) being provided to cover the EL part and to cover an EL part-free part (1 except 1a) of the surface of the first film substrate in such a manner that the sealant layer covering the EL part is contiguous with the sealant layer covering the EL part-free part of the surface of the first film substrate (figures 1 and 2), a second film substrate (104) being provided on the sealant layer (13).

**Regarding claim 9**, Yasunori discloses the first film substrate is transparent (paragraph 34).

**Regarding claim 10**, Yasunori discloses an insulating layer pattern (8) between the EL layer (4, 5, 6) and the second electrode (3).

**Regarding claim 11**, Yasunori discloses the whole EL element is transparent (paragraphs 30-37).

**Regarding claim 12,** Yasunori discloses an EL element (figures 1 and 2) comprising: a first film substrate (1), an EL part (2), and a sealant layer (9), the EL part comprising a first electrode (3), an EL layer (4, 5, 6), and a second electrode (3), and being provided on a part (1a) of a surface of the first film substrate; the sealant layer (9) being provided to cover the EL part and to cover an EL part-free part (1 except 1a) of the surface of the first film substrate in such a manner that the sealant layer covering the EL part is contiguous with the sealant layer covering the EL part-free part of the surface of the first film substrate (figures 1 and 2), the EL element being located on such a side that upon energization of any one of the first film substrate side and the sealant layer side, fluorescent emission is viewable (paragraph 34), a light transparent pattern layer (8) being formed on the fluorescent emission viewable side (bottom).

The examiner notes that the claim limitation of the EL element being located on such a side that upon energization of any one of the first film substrate side and the sealant layer side, fluorescent emission is viewable is drawn to a functional claim limitation which is incidental to the claimed apparatus. It is well established that a claimed apparatus cannot be distinguished over the prior art by a functional limitation. Consequently, absent a showing of an unobvious difference between the claimed product and the prior art, the subject functional claim limitation is not afforded patentable weight (MPEP 2114).

**Regarding claim 13,** Yasunori discloses the light transparent pattern layer (8) comprises openings (between 8) using a light shielding sheet as a substrate (1).

**Regarding claim 14,** the examiner notes that the claim limitation of a design layer being formed by printing is drawn to a process of manufacturing which is incidental to the claimed apparatus. It is well established that a claimed apparatus cannot be distinguished over the prior

art by a process limitation. Consequently, absent a showing of an unobvious difference between the claimed product and the prior art, the subject product-by-process claim limitation is not afforded patentable weight (MPEP 2113).

**Regarding claim 15**, Yasunori discloses a design layer (8) is formed of a transparent film substrate (insulator layer, paragraph 41) different from the film substrate (1) constituting the EL element (2).

**Regarding claim 17**, Yasunori discloses an EL element (figures 1 and 2) comprising: a first film substrate (1), an EL part (2), and a sealant layer (9), the EL part comprising a first electrode (3), an EL layer (4, 5, 6), and a second electrode (3), and being provided on a part (1a) of a surface of the first film substrate; the sealant layer (9) being provided to cover the EL part and to cover an EL part-free part (1 except 1a) of the surface of the first film substrate in such a manner that the sealant layer covering the EL part is contiguous with the sealant layer covering the EL part-free part of the surface of the first film substrate (figures 1 and 2), a second film substrate (104) being provided on the sealant layer (13), the EL element being located on such a side that upon energization of any one of the first film substrate side and the sealant layer side, fluorescent emission is viewable (paragraph 34), a light transparent pattern layer (8) being formed on the fluorescent emission viewable side (bottom).

The examiner notes that the claim limitation of the EL element being located on such a side that upon energization of any one of the first film substrate side and the sealant layer side, fluorescent emission is viewable is drawn to a functional claim limitation which is incidental to the claimed apparatus. It is well established that a claimed apparatus cannot be distinguished over the prior art by a functional limitation. Consequently, absent a showing of an unobvious

difference between the claimed product and the prior art, the subject functional claim limitation is not afforded patentable weight (MPEP 2114).

**Regarding claim 18**, Yasunori discloses the light transparent pattern layer (8) comprises openings (between 8) using a light shielding sheet as a substrate (1).

**Regarding claim 19**, the examiner notes that the claim limitation of a design layer being formed by printing is drawn to a process of manufacturing which is incidental to the claimed apparatus. It is well established that a claimed apparatus cannot be distinguished over the prior art by a process limitation. Consequently, absent a showing of an unobvious difference between the claimed product and the prior art, the subject product-by-process claim limitation is not afforded patentable weight (MPEP 2113).

**Regarding claim 20**, Yasunori discloses a design layer (8) is formed of a transparent film substrate (insulator layer, paragraph 41) different from the film substrate (1) constituting the EL element (2).

#### *Claim Rejections - 35 USC § 103*

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

**Claims 2, 7, 16, and 21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yasunori (JP 2002-221911) in view of Ghosh (2004/0201027).**

**Regarding claims 2, 7, 16, and 21,** Yasunori discloses all the claim limitation except for a barrier layer having gas barrier properties and water vapor properties is provided between the first film substrate and the EL part.

Ghosh discloses an EL element and OELD (figure 3A and 3B) having a barrier layer (35) between substrate (34) and EL part (36, 37, EL), for the purpose of limiting gas and water vapor into the device more effectively.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to have a barrier layer having gas barrier properties and water vapor properties is provided between the first film substrate and the EL part disclosed by Ghosh in the device disclosed by Yasunori, for the purpose of limiting gas and water vapor into the device more effectively.

**Claims 3 and 8 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yasunori (JP 2002-221911) in view of Lamansky (2004/0062947).**

**Regarding claims 3 and 8,** Yansunori discloses all the claim limitations except for the thickness of the first film substrate and the whole EL element.

Lamansky discloses an EL element having substrate with 25-150 um (paragraph 102) and EL element being 100 um (paragraph 87), for the purpose of enhancing the performance of the device.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to have ubstrate with 25-150 um and EL element being 100 um disclosed by Lamansky in the element disclosed by Yasunori, for the purpose of enhancing the performance of the device.

***Contact information***

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Bumsuk Won whose telephone number is 571-272-2713. The examiner can normally be reached on Monday through Friday, 8:00 am to 5:00 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Nimeshkumar Patel can be reached on 571-272-2457. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

  
Bumsuk Won  
Patent Examiner

  
JOSEPH WILLIAMS  
PRIMARY EXAMINER